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Abstract 
This paper explains the simulation and modelling of Parallel operation of VSI inverter using multi-
carrier based PWM technique. By this proposed method three level inverter output voltages generated 
instead of using multilevel inverter or two level dual VSI inverter. This system employs single dc voltage 
source, which gives supply to both VSI inverter by using parallel connection. The multi-carrier based pulse 
width modulation technique affianced to control the inverter power switches. The proposed system offers 
improved output voltage, better current control and reduced harmonic distortion. The simulation results of 
this proposed system was verified using matlab/simulink. 
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1. Introduction 
Due to rapidly increasing energy demand in industrial and domestic applications, the 
switching loss and power loss in the power electronic system can be minimised with proper 
switching strategy [1]. The inverter is used to convert the dc source into ac output, which is 
mainly applied for variable frequency drives [2]. Two level inverter has disadvantages are 
voltage stress, switching loss, required separate dc-dc boost converter and harmonic  
content [3,4]. These demerits are rectified by using the multilevel converters and the three level 
output waveform can obtained by connecting the two 2-level VSI inverter in parallel as an 
alternative of using the multilevel topologies [5]. The various multilevel topologies are neutral 
point clamping, cascaded H-bridge and flying capacitor used for medium voltage and high 
power applications. The parallel VSI inverter utilised single dc source for producing 3-level 
output voltage [6,7]. 
The multilevel topologies place a vital responsibility in renewable application, battery 
cells, fuel cells and other sources [8,9]. But in various disadvantages of multilevel topologies are 
capacitor balancing problem, common mode voltage, voltage stress, number of dc sources, 
conduction loss and complexity in PWM control strategies are remedy by using parallel 
connected VSI inverter with single source system [10]. The general block diagram for parallel 
connection of inverter is shown in Figure 1.  
 
 
 
 
Figure 1. General block diagram for parallel operation of inverter 
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The different PWM control methodologies are implemented for various power electronic 
converters based on the output voltage levels generation and applications [11]. The general 
PWM methods are available to control power switches like single pulse PWM, multiple pulse 
PWM, trapezoidal method, sinusoidal pulse width modulation and space vector  
modulation [12, 13]. 
In this proposed work describes the simulation and modelling of parallel connected VSI 
inverter using multi-carrier based sinusoidal PWM technique. From this three level inverter 
output voltages were obtained from parallel connected VSI inverter instead of using multilevel 
inverter or two level dual VSI inverter, which utilize the single dc voltage source and provides 
supply to both VSI inverters by using parallel connection. Pulses for the power switches were 
generated by comparing the sinusoidal signals with multi carrier signals. The proposed method 
simulated using matlab/simulink. 
 
 
2. Parallel Connected VSI Inverter Topology 
The parallel connected VSI inverter (which is shown in Figure 2) topology used to obtain 
the 3-level output voltage without utilizes any multilevel inverters or any dual inverter system 
[14,15]. The main benefit of the system is which consist of only single dc source and it is shared 
by both VSI inverters [16-18]. Each VSI inverter is operated under on the eight switching modes, 
in that six switching modes are active vector and two switching modes are zero vector. For 
example the active switching mode 2(+ + --), which shows the switches S1, S3 & S2 are kept in 
ON and the switches S4, S5 & S6 are in OFF condition. And the zero switching mode 8(- - -) 
shows the switches S2, S4 & S6 are in ON and the switches S1, S3 & S5 are in OFF condition, 
which is shown in Table 1. Similarly the parallel connected VSI inverter operated under eight 
switching modes based on the firing pulse generation by using multi carrier based sinusoidal 
PWM method. The stepped output voltage generated from the parallel connected VSI inverter, 
which is converted into sinusoidal output voltage using split inductor and it is connected to three 
phase R load connection. 
 
 
 
 
Figure 2. Single dc source based parallel connected VSI inverter 
 
 
Table 1. Switching Modes for Parallel Connected VSI Inverter 
VSI level inverter-1 & inverter-2 switching modes 
Switching Vectors Switches Turned ON 
1 (+ + +) S1, S3, S5 
2 (+ + -) S1, S3, S2 
3 (+ - +) S1, S6, S5 
4 (+ - -) S1, S6, S2 
5 (- + +) S4, S3, S5 
6 (- + -) S4, S3, S2 
7 (- - +) S4, S6, S5 
8 (- - -) S4, S6, S2 
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The output voltages from the parallel connected VSI inverter are Vao, Vbo and Vco. The voltage 
Vp is the pinch of voltage, which is the addition of maximum and minimum range of three phase 
voltage values are Van, Vbn & Vcn (phase to neutral voltage). 
 
                                                                                               (1) 
 
                                                                                               (2) 
 
                                                                                                (3) 
 
    
   (          )    (          )
 
                                               (4) 
 
These voltage ranges are obtained based on the variation of the multi carrier based sinusoidal 
pulse width modulation. 
 
 
3. Multi-Carrier Based Sinusoidal PWM Technique 
SPWM algorithm is one of the mostly used pulse width modulation (PWM) used to 
control power switches placed  in any power converter topology, which engender the switching 
pulses by evaluate the reference signals (sinusoidal signals) with multi carrier signals is shown 
in Figure 3. Here totally 10 carrier signals are compared with sinusoidal waveform to generate 
the firing pulses for parallel connected VSI inverter.  
 
 
 
 
Figure 3. Multi-carrier based sinusoidal PWM technique 
 
 
The modulating frequency of the multi carrier signal is verified based variation of amplitude and 
time period change. The modulating frequency of the carrier signal (mt) is,  
 
   
  
(   )  
                                                                           (5) 
 
Then the amplitude modulation of the multi carrier signals are based on the ratio of fc1 to fc2, 
 
    
   
   
                                                                                 (6) 
 
Based on the amplitude, switching frequency and modulating frequency of multi carrier signals, 
this is compared with full sinusoidal signal (with positive & negative cycle). Based on this gating 
pulses the parallel connected VSI inverter can be controlled. 
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4. Simulation Results and Discussion 
This system easily accomplished at this point largely focus on production of 3-level 
output voltage with the help of parallel connected VSI inverter instead of using multilevel inverter 
or dual connected inverter, which reduces the conduction loss, voltage stress and avoids 
capacitor balancing problem and which is replicated using matlab/simulimk 11b. In Figure 4 
shows the 3-level output voltage with parallel connected VSI inverter and sinusoidal output 
voltage after the split inductor is shown in Figure 5. In Figure 6 shows the pulse generation is 
based on multi carrier based sinusoidal pulse width modulation to control the parallel connected 
VSI inverter.  
 
 
 
 
Figure 4. 3-level output voltage with parallel connected VSI inverter 
 
 
 
 
Figure 5. Sinusoidal output voltage after the split inductor  
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Figure 6. Gate pulse generation for VSI inverter1 
 
 
Controlled output current from parallel connected VSI inverter is shown in Figure 7. And 
in Figure 8 shows the voltage across the switch S1 in VSI inverter 1.  
 
 
 
 
Figure 7. Controlled output current from parallel VSI inverter 
 
 
 
 
Figure 8. Voltage across the switch S1 (inverter1) 
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5. Conclusion 
This paper proposes the Parallel connected VSI inverter using multi-carrier based 
sinusoidal PWM technique to produce three level output voltage without using multilevel inverter 
or any dual converter concept. From this method, the improved output voltage with better 
current control was achieved. The proposed method reduces the voltage stress in the power 
switches and minimises the total harmonic content in the circuit. The parallel connected VSI 
inverter was controlled by using multi carrier SPWM method, which produces better control 
compare to conventional PWM methods. 
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